samc21: Fix CAN RAM base address
Signed-off-by: Alex Maclean <monkeh@monkeh.net>
This commit is contained in:
committed by
KevinOConnor
parent
1c482581c3
commit
366b0de1c8
@@ -133,7 +133,7 @@
|
||||
#define CAN0_CLK_AHB_ID 8 // Index of AHB clock
|
||||
#define CAN0_DMAC_ID_DEBUG 14 // DMA CAN Debug Req
|
||||
#define CAN0_GCLK_ID 26 // Index of Generic Clock
|
||||
#define CAN0_MSG_RAM_ADDR 0x200000000
|
||||
#define CAN0_MSG_RAM_ADDR 0x20000000
|
||||
#define CAN0_QOS_RESET_VAL 2 // QOS reset value
|
||||
|
||||
#endif /* _SAMC21_CAN0_INSTANCE_ */
|
||||
|
||||
@@ -133,7 +133,7 @@
|
||||
#define CAN1_CLK_AHB_ID 9 // Index of AHB clock
|
||||
#define CAN1_DMAC_ID_DEBUG 15 // DMA CAN Debug Req
|
||||
#define CAN1_GCLK_ID 27 // Index of Generic Clock
|
||||
#define CAN1_MSG_RAM_ADDR 0x200000000
|
||||
#define CAN1_MSG_RAM_ADDR 0x20000000
|
||||
#define CAN1_QOS_RESET_VAL 2 // QOS reset value
|
||||
|
||||
#endif /* _SAMC21_CAN1_INSTANCE_ */
|
||||
|
||||
Reference in New Issue
Block a user